OLED DISPLAY SPECIFICATION





曜凌光電股份有限公司 Raystar Optronics, Inc.

T: +886-4-2565-0761 | F: +886-4-2565-0760

salescontact@raystar-optronics.com | www.raystar-optronics.com

REX002004C

General Specification

■ Module dimension: 84.5 x 27.5 x 2.17 mm

View area: 72.42 x 22.82mmActive area: 70.42 x 20.82 mm

■ Number of Characters: 20 characters x 4 Lines

Dot size: 0.57 x 0.57 mmDot pitch: 0.60 x 0.60 mm

Character size: 2.97 x 4.77 mmCharacter pitch: 3.55 x 5.35 mm

■ Duty: 1/32

■ Emitting Color: Monochrome

■ IC: SSD1311

Interface: 6800,8080,SPI,I2C

■ Size: 2.89 inch

Interface Pin Function


Pin No.	Symbol	Pin Type	Description				
1	NC	_	No connection				
2	VSL	Р	This is segment voltage (output low level) reference pin. When external VSL is not used, this pin should be left open. When external VSL is used, connect with resistor and diode to ground (details depend on application).				
3	VSS	Р	Ground pin. It must be connected to external ground.				
4	REGVDD	I	Internal VDD regulator selection pin in 5V I/O application mode. When this pin is pulled HIGH, internal VDD regulator is enabled (5V I/O application). When this pin is pulled LOW, internal VDD regulator is disabled (Low voltage I/O application).				
5	SHLC	I	This pin is used to determine the Common output scanning direction. COM scan direction SHLC				
6	SHLS		This pin is used to change the mapping between the display data column address and the Segment driver. SEG scan direction SHLS SEG direction 1 SEG0 to SEG99 (Normal) 0 SEG99 to SEG0 (Reverse) Note (1) 0 is connected to VSS (2) 1 is connected to VDDIO				
7	VDD	Р	Power supply for core logic operation. VDD can be supplied externally or regulated internally. In LV IO application (internal VDD is disabled), this is a power input pin. In 5V IO application (internal VDD is enabled), VDD is regulated internally from VDDIO. A capacitor should be connected between VDD and VSS under all circumstances.				
8	VDDIO	Р	Low voltage power supply and power supply for interface logic level in both Low Voltage I/O and 5V I/O application. It should match with the MCU interface voltage level and must be connected to external source.				
9	BS0	I	MCU bus interface selection pins. Select appropriate logic				

10	DC1		potting as described in the following table DC2 DC4 and						
10	BS1		setting as described in the following table. BS2, BS1 and						
11	BS2		BS0 are pin select. Bus Interface selection						
			72 27						
			BS[2:0] Interface						
			000 Serial Interface 001 Invalid						
			010 I ² C						
			011 Invalid						
			100 8-bit 6800 parallel						
			101 4-bit 6800 parallel						
			110 8-bit 8080 parallel						
			111 4-bit 8080 parallel						
			Note						
			(1) 0 is connected to VSS						
			(2) 1 is connected to VDDIO						
12	GPIO	I/O	It is a GPIO pin. Details refer to OLED command DCh.						
		1/0							
13	CS#	I	This pin is the chip select input connecting to the MCU.						
			The chip is enabled for MCU communication only when						
			CS# is pulled LOW (active LOW).						
			In I2C mode, this pin must be connected to VSS.						
14	RES#	I	This pin is reset signal input.						
			When the pin is pulled LOW, initialization of the chip is						
			executed.						
			Keep this pin pull HIGH during normal operation.						
15	D/C#	1	This pin is Data/Command control pin connecting to the						
			MCU.						
			When the pin is pulled HIGH, the data at D[7:0] will be						
			interpreted as data.						
		_	When the pin is pulled LOW, the data at D[7:0] will be						
			transferred to a command register.						
			In I2C mode, this pin acts as SA0 for slave address						
			selection.						
			When serial interface is selected, this pin must be						
			connected to VSS.						
16	R/W#(WR#)	ı	This pin is read / write control input pin connecting to the						
10	13/00#(0013#)		MCU interface.						
		,							
	Y		When 6800 interface mode is selected, this pin will be used						
			as Read/Write (R/W#) selection input. Read mode will be						
	X.		carried out when this pin is pulled HIGH and write mode						
			when LOW.						
			When 8080 interface mode is selected, this pin will be the						
			Write (WR#) input. Data write operation is initiated when						
			this pin is pulled LOW and the chip is selected.						
			When serial or I2C interface is selected, this pin must be						
			connected to VSS.						

17	E(RD#)	I	This pin is MCU interface input. When 6800 interface mode is selected, this pin will be used as the Enable (E) signal. Read/write operation is initiated when this pin is pulled HIGH and the chip is selected. When 8080 interface mode is selected, this pin receives the Read (RD#) signal. Read operation is initiated when this pin is pulled LOW and the chip is selected. When serial or I2C interface is selected, this pin must be connected to VSS.				
18	D0	I/O	These pins are bi-directional data bus connecting to the				
19	D1		MCU data bus. Unused pins are recommended to tie LOW.				
20	D2		When serial interface mode is selected, D0 will be the serial clock input: SCLK; D1 will be the serial data input: SID and				
21	D3		D2 will be the serial data output: SOD.				
22	D4		When I2C mode is selected, D2, D1 should be tied together				
23	D5		and serve as SDAout, SDAin in application and D0 is the serial clock input, SCL.				
24	D6						
25	D7						
26	IREF	I	This pin is the segment output current reference pin. IREF is supplied externally. A resistor should be connected between this pin and VSS to maintain current of around 15uA.				
27	ROM0	I	These pins are used to select Character ROM; select				
28	ROM1	1	appropriate logic setting as described in the following table. ROM1 and ROM0 are pin select as shown in below table: Character ROM selection ROM1 ROM0 ROM				
		,	0 0 A 0 1 B				
	1		1 0 C 1 1 S/W selectable (1)				
			Note				
	>	,	(1) 0 is connected to VSS (2) 1 is connected to VDDIO				
29	OPR0	I	This pin is used to select the character number of character				
30	OPR1]	generator. Character RAM selection				
			OPRI OPRO CGROM CGRAM				
			1 1 256 0				
			0 1 248 8 1 0 250 6				
			0 0 240 8				
			Note				
			(1) 0 is connected to VSS				
		(2) 1 is connected to VDDIO					

31	VCOMH	COM signal deselected voltage level. A capacitor should be connected between this pin and VSS. No external power supply is allowed to connect to this pin.
32	VCC	Power supply for panel driving voltage. This is also the most positive power voltage supply pin. It is supplied by external high voltage source.
33	NC	No connection

Contour Drawing



The non-specified tolerance of dimension is $\pm 0.3 \text{mm}$.

Absolute Maximum Ratings

Item	Symbol	Min	Max	Unit
Supply Voltage For Logic	VDD	-0.3	VDDIO	V
Power Supply for I/O pins	VDDIO	-0.3	6	V
Operating Voltage	VCC	0	16	V
Operating Temperature	TOP	-40	+80	°C
Storage Temperature	TST	-40	+85	°C

Electrical Characteristics

DC Electrical Characteristics

Item	Symbol	Condition	Min	Тур	Max	Unit
0 1 1 1 1	\/DD	Low Voltage I/O	2.4	3.0	3.3	V
Supply Voltage For Logic	VDD	5V I/O (VDD as output)	_	_	_	V
Power supply for I/O pins	VDDIO	Low Voltage I/O	2.4	3.0	3.3	V
Power supply for 1/O pills	VDDIO	5V I/O	4.4	5.0	5.3	V
Operating Voltage	VCC	_	8.0	10.0	10.5	V
Operating Voltage	VCC		8.0	12.0	12.5	V
Input High Volt.	VIH	_	0.8xVDDIO	_	_	V
Input Low Volt.	VIL	_	_	_	0.2xVDDIO	V
Output High Volt.	VOH	IOH=-0.5mA	0.9xVDDIO	_	_	V
Output Low Volt.	VOL	IOL=0.5mA	_	_	0.1xVDDIO	V
50% Check Board	ICC	VCC=10V	_	19	29	mA
Operating Current	100	VCC=12V	_	23	35	mA